- 0 Results
Lowest price: € 108.09, highest price: € 119.99, average price: € 115.13
1
Low-Power High-Speed ADCs for Nanometer CMOS Integration
Order
at Averdo.com
€ 108.09
Shipment: € 0.00
Order

Low-Power High-Speed ADCs for Nanometer CMOS Integration - Paperback

2010, ISBN: 9789048178858

Hardcover

Erscheinungsdatum: 22.11.2010, Medium: Taschenbuch, Einband: Kartoniert / Broschiert, Titel: Low-Power High-Speed ADCs for Nanometer CMOS Integration, Auflage: Softcover reprint of hardco… More...

Nr. 71794132. Shipping costs:, Next Day, DE. (EUR 0.00)
2
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Cao, Zhiheng
Order
at Amazon.de (Intern. Bücher)
€ 115.90
Shipment: € 0.00
Order

Cao, Zhiheng:

Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Paperback

2010, ISBN: 9789048178858

Mitwirkende: Yan, Shouli, Springer, Taschenbuch, Auflage: Softcover reprint of hardcover 1st ed. 2008, 112 Seiten, Publiziert: 2010-11-22T00:00:01Z, Produktgruppe: Book, Verkaufsrang: 336… More...

Shipping costs:Auf Lager. Lieferung von Amazon. (EUR 0.00) Amazon.de
3
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Cao, Zhiheng
Order
at Amazon.de (Intern. Bücher)
€ 115.83
Shipment: € 3.00
Order
Cao, Zhiheng:
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Paperback

2010

ISBN: 9789048178858

Mitwirkende: Yan, Shouli, Springer, Taschenbuch, Auflage: Softcover reprint of hardcover 1st ed. 2008, 112 Seiten, Publiziert: 2010-11-22T00:00:01Z, Produktgruppe: Book, Verkaufsrang: 336… More...

Shipping costs:Die angegebenen Versandkosten können von den tatsächlichen Kosten abweichen. (EUR 3.00)
Paid advertisement
4
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Cao, Zhiheng
Order
at Amazon.de (Intern. Bücher)
€ 115.83
Shipment: € 0.00
Order
Cao, Zhiheng:
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing) - Paperback

2010, ISBN: 9789048178858

Mitwirkende: Yan, Shouli, Springer, Taschenbuch, Auflage: Softcover reprint of hardcover 1st ed. 2008, 112 Seiten, Publiziert: 2010-11-22T00:00:01Z, Produktgruppe: Book, Verkaufsrang: 336… More...

Shipping costs:Auf Lager. Lieferung von Amazon. (EUR 0.00) Amazon.de
5
Low-Power High-Speed ADCs for Nanometer CMOS Integration - Zhiheng Cao/ Shouli Yan
Order
at Hugendubel.de
€ 119.99
Shipment: € 0.00
Order
Zhiheng Cao/ Shouli Yan:
Low-Power High-Speed ADCs for Nanometer CMOS Integration - Paperback

2008, ISBN: 9048178851

Hardcover

Low-Power High-Speed ADCs for Nanometer CMOS Integration ab 119.99 € als Taschenbuch: Softcover reprint of hardcover 1st ed. 2008. Aus dem Bereich: Bücher, Wissenschaft, Technik, Medien >… More...

Nr. 13634579. Shipping costs:, , DE. (EUR 0.00)

Details of the book
Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing)

Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input.2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.

Details of the book - Low-Power High-Speed ADCs for Nanometer CMOS Integration (Analog Circuits and Signal Processing)


EAN (ISBN-13): 9789048178858
ISBN (ISBN-10): 9048178851
Hardcover
Paperback
Publishing year: 2010
Publisher: Springer
112 Pages
Weight: 0,182 kg
Language: eng/Englisch

Book in our database since 2011-10-02T17:34:12-04:00 (New York)
Detail page last modified on 2021-07-10T00:39:48-04:00 (New York)
ISBN/EAN: 9789048178858

ISBN - alternate spelling:
90-481-7885-1, 978-90-481-7885-8


< to archive...