- 5 Results
Lowest price: € 98.79, highest price: € 169.99, average price: € 125.33
1
On and Off-Chip Crosstalk Avoidance in VLSI Design / Chunjie Duan (u. a.) / Buch / XXIV / Englisch / 2010 / Springer US / EAN 9781441909466 - Duan, Chunjie
Order
at booklooker.de
€ 144.74
OrderSponsored link
Duan, Chunjie:

On and Off-Chip Crosstalk Avoidance in VLSI Design / Chunjie Duan (u. a.) / Buch / XXIV / Englisch / 2010 / Springer US / EAN 9781441909466 - hardcover

2010, ISBN: 9781441909466

[ED: Gebunden], [PU: Springer US], On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many chall… More...

Shipping costs:Zzgl. Versandkosten., plus shipping costs Buchbär
2
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author
Order
at BarnesandNoble.com
€ 169.99
OrderSponsored link
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author - new book

ISBN: 9781441909466

Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with … More...

new in stock. Shipping costs:zzgl. Versandkosten., plus shipping costs
3
Order
at buchfreund.de
€ 107.42
Shipment: € 0.001
OrderSponsored link
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design 2010 - First edition

2010

ISBN: 9781441909466

2010 Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12 Versandkostenfreie Lieferung circuit design,Crosstalk Avoidance,modeling,model,EDA,Noise Reduction,integrated circ… More...

Shipping costs:Versandkostenfrei innerhalb der BRD. (EUR 0.00) Buchpark GmbH, 14959 Trebbin
4
On and Off-Chip Crosstalk Avoidance in VLSI Design - Duan, Chunjie und Brock J. LaMeres
Order
at booklooker.de
€ 98.79
Shipment: € 0.001
OrderSponsored link
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - First edition

2010, ISBN: 9781441909466

[PU: Springer US], Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, Banküberweisung, PayPal, Klarna-So… More...

Shipping costs:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) Buchpark GmbH
5
On and Off-Chip Crosstalk Avoidance in VLSI Design - Duan, Chunjie und Brock J. LaMeres
Order
at booklooker.de
€ 105.69
Shipment: € 0.001
OrderSponsored link
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - First edition

2010, ISBN: 9781441909466

[PU: Springer US], Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, PayPal, Klarna-Sofortüberweisung, … More...

Shipping costs:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) Buchpark GmbH

1As some platforms do not transmit shipping conditions to us and these may depend on the country of delivery, the purchase price, the weight and size of the item, a possible membership of the platform, a direct delivery by the platform or via a third-party provider (Marketplace), etc., it is possible that the shipping costs indicated by find-more-books.com / find-more-books.com do not correspond to those of the offering platform.

Bibliographic data of the best matching book

Details of the book
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author

Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design. This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. TOC:Introduction on On-Chip Crosstalk Avoidance. Preliminaries to On-Chip Crosstalk. Memoryless Crosstalk Avoidance Codes. CODEC Designs for Memoryless Crosstalk Avoidance Codes. Memory-based Crosstalk Avoidance Codes. Multi-valued Logic Crosstalk Avoidance Codes. Introduction to Off-Chip Crosstalk. Package Construction and Electrical Modeling. Preliminaries and Terminology. Analytical Model for Off-Chip Bus Performance. Optimal Bus Sizing. Bus Expansion Encoder. Bus Stuttering Encoder. Impedance Compensation. Future Trends and Applications. Summary of Off-Chip Crosstalk Avoidance.

Details of the book - On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author


EAN (ISBN-13): 9781441909466
ISBN (ISBN-10): 144190946X
Hardcover
Publishing year: 2010
Publisher: Springer US Core >2 >T
240 Pages
Weight: 0,552 kg
Language: eng/Englisch

Book in our database since 2008-10-25T03:24:15-04:00 (New York)
Detail page last modified on 2024-03-01T14:27:19-05:00 (New York)
ISBN/EAN: 144190946X

ISBN - alternate spelling:
1-4419-0946-X, 978-1-4419-0946-6
Alternate spelling and related search-keywords:
Book author: sunil, lamer, lamé, duan, brock lameres
Book title: chip, talk talk, vlsi, off, design design


Information from Publisher

Author: Chunjie Duan; Brock J. LaMeres
Title: On and Off-Chip Crosstalk Avoidance in VLSI Design
Publisher: Springer; Springer US
240 Pages
Publishing year: 2010-01-20
New York; NY; US
Printed / Made in
Language: English
160,49 € (DE)
164,99 € (AT)
177,00 CHF (CH)
POD
XXIV, 240 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; Crosstalk Avoidance; EDA; Noise Reduction; Off-Chip Communication; On-Chip Communication; VLSI; VLSI Design; VLSI Packaging; circuit design; construction; design automation; electronic design automation; integrated circuit; model; modeling; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); EA; BC

On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many challenges to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is inter-wire crosstalk within on- and off-chip bus traces. Capacitive crosstalk in on-chip busses becomes significant with shrinking feature sizes of VLSI fabrication processes, while inductive cross-talk becomes a problem for busses with high off-chip data transfer rates. The presence of crosstalk greatly limits the speed and increases the power consumption of an IC design. This book presents approaches to avoid crosstalk in both on-chip as well as off-chip busses. These approaches allow the user to trade off the degree of crosstalk mitigation against the associated implementation overheads. In this way, a continuum of techniques is presented, which help improve the speed and power consumption of the bus interconnect. These techniques encode data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. In particular, this book: Presents novel ways to combine chip and package design, reducing off-chip crosstalk so that VLSI systems can be designed to operate significantly faster; Provides a comprehensive set of bus crosstalk cancellation techniques, both memoryless and memory-based; Provides techniques to design extremely efficient CODECs for crosstalk cancellation; Provides crosstalk cancellation approaches for multi-valued busses; Offers a battery of approaches for a VLSI designer to use, depending on the amount of crosstalk their design can tolerate, and the amount of area overhead they can afford.
Presents a novel way to combine chip and package design, reducing cross-talk so that VLSI systems can be designed to operate significantly faster Provides a comprehensive set of bus cross-talk cancellation techniques, both memoryless and memory-based Offers a battery of approaches for a VLSI designer to use, depending on the amount of cross-talk their design can tolerate, and the amount of area overhead they can afford Includes supplementary material: sn.pub/extras

< to archive...