- 5 Results
Lowest price: € 106.99, highest price: € 134.11, average price: € 117.24
1
Hardware Acceleration of EDA Algorithms - Sunil P Khatri, Kanupriya Gulati
Order
at Weltbild.de
€ 106.99
Shipment: € 0.001
OrderSponsored link
Sunil P Khatri, Kanupriya Gulati:

Hardware Acceleration of EDA Algorithms - new book

2010, ISBN: 1441909435

This book deals with the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. Widely applied CAD algorithms are evaluated and compared for potential acceleratio… More...

Nr. 17716622. Shipping costs:, 2-5 Werktage, DE. (EUR 0.00)
2
Hardware Acceleration of Eda Algorithms - Kanupriya Gulati/ Sunil P Khatri
Order
at Hugendubel.de
€ 106.99
Shipment: € 0.001
OrderSponsored link

Kanupriya Gulati/ Sunil P Khatri:

Hardware Acceleration of Eda Algorithms - Paperback

2010, ISBN: 9781441909435

*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … More...

Shipping costs:Shipping in 7 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00)
3
Hardware Acceleration of Eda Algorithms - Kanupriya Gulati/ Sunil P Khatri
Order
at Hugendubel.de
€ 106.99
Shipment: € 0.001
OrderSponsored link
Kanupriya Gulati/ Sunil P Khatri:
Hardware Acceleration of Eda Algorithms - Paperback

2010

ISBN: 9781441909435

*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … More...

Shipping costs:Shipping in 7 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00)
4
Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs 2010 - Khatri, Sunil P und Kanupriya Gulati
Order
at buchfreund.de
€ 134.11
Shipment: € 0.001
OrderSponsored link
Khatri, Sunil P und Kanupriya Gulati:
Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs 2010 - used book

2010, ISBN: 9781441909435

2010 Gepflegter, sauberer Zustand. 5974540/2 Versandkostenfreie Lieferung computer-aided design (CAD),micro-alloy transistor, MAT,architecture,algorithms,model,FPGA,static-induction trans… More...

Shipping costs:Versandkostenfrei innerhalb der BRD. (EUR 0.00) Buchpark GmbH, 14959 Trebbin
5
Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs - Khatri, Sunil P und Kanupriya Gulati
Order
at booklooker.de
€ 131.11
Shipment: € 0.001
OrderSponsored link
Khatri, Sunil P und Kanupriya Gulati:
Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs - used book

2010, ISBN: 9781441909435

[PU: Springer US], Neubindung, Buch fehlerhaft geklebt, Auflage 2010 5974540/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, PayPal, Klarna-Sofortüberweisung, Interna… More...

Shipping costs:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) Buchpark GmbH

1As some platforms do not transmit shipping conditions to us and these may depend on the country of delivery, the purchase price, the weight and size of the item, a possible membership of the platform, a direct delivery by the platform or via a third-party provider (Marketplace), etc., it is possible that the shipping costs indicated by find-more-books.com / find-more-books.com do not correspond to those of the offering platform.

Bibliographic data of the best matching book

Details of the book
Hardware Acceleration of Eda Algorithms

This book deals with the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. Widely applied CAD algorithms are evaluated and compared for potential acceleration on FPGAs and GPUs. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo statistical static timing analysis), demonstrating speedups from 30X to 800X. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to extract automatically SIMD parallelism from regular uniprocessor code. With this approach, uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful, since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition.

Details of the book - Hardware Acceleration of Eda Algorithms


EAN (ISBN-13): 9781441909435
ISBN (ISBN-10): 1441909435
Hardcover
Paperback
Publishing year: 2010
Publisher: Springer Nature Singapore
194 Pages
Weight: 0,469 kg
Language: eng/Englisch

Book in our database since 2009-08-31T13:52:02-04:00 (New York)
Detail page last modified on 2024-03-08T11:21:59-05:00 (New York)
ISBN/EAN: 9781441909435

ISBN - alternate spelling:
1-4419-0943-5, 978-1-4419-0943-5
Alternate spelling and related search-keywords:
Book author: sunil, gula, gulat
Book title: eda, hardware, algorithms, gpu


Information from Publisher

Author: Sunil P Khatri; Kanupriya Gulati
Title: Hardware Acceleration of EDA Algorithms - Custom ICs, FPGAs and GPUs
Publisher: Springer; Springer US
192 Pages
Publishing year: 2010-04-06
New York; NY; US
Printed / Made in
Language: English
106,99 € (DE)
109,99 € (AT)
118,00 CHF (CH)
POD
XXII, 192 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; FPGA; Field Programmable Gate Array; algorithms; architecture; computer-aided design (CAD); integrated circuit; micro-alloy transistor, MAT; model; simulation; static-induction transistor; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); BC

Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs Kanupriya Gulati Sunil P. Khatri This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition. In particular, this book: Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms; Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X; Helps the reader by presenting example algorithmswhich may be used by the reader to determine how best to accelerate their specific EDA algorithm; Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints; Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.
Provides guidelines on whether to use GPUs or FPGAs when accelerating a given EDA algorithm, with validation by a concrete example implemented on both platforms Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups from 30X to 800X Presents techniques in a way that the reader can use example algorithms presented to determine how best to accelerate their specific EDA algorithm Discusses an automatic approach to generate GPU code, given regular uniprocessor code Includes supplementary material: sn.pub/extras

More/other books that might be very similar to this book

Latest similar book:
9781489983336 Hardware Acceleration of EDA Algorithms (Gulati, Kanupriya;Khatri, Sunil P)


< to archive...