- 5 Results
Lowest price: € 105.90, highest price: € 218.48, average price: € 150.28
1
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
Order
at booklooker.de
€ 144.74
Order
Details & Shipping
Sponsored link
Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - hardcover

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… More...

Shipping costs:Zzgl. Versandkosten., plus shipping costs Buchbär
close (x)
2
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
Order
at booklooker.de
€ 105.90
Shipment: € 0.001
Order
Provider details
Sponsored link

Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - hardcover

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… More...

Shipping costs:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) MEOVERSA
close (x)
3
Minimizing and Exploiting Leakage in VLSI Design - Jayakumar, Nikhil, Paul, Suganth, Garg, Rajesh
Order
at amazon.fr
€ 159.39
Shipment: € 2.991
Order
Provider details
Sponsored link
Jayakumar, Nikhil, Paul, Suganth, Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - used book

2009

ISBN: 9781441909497

Springer-Verlag New York Inc. Relié, Auflage: 2010 ed. 214 Seiten, Publiziert: 2009-12-03T00:00:01Z, Produktgruppe: Livre, 2.54 kg, Livres anglais et étrangers, Boutiques, Livres, Comic s… More...

Shipping costs:En stock. Les coûts d'expédition peuvent différer des coûts réels. (EUR 2.99) Parc des Livres
close (x)
4
Minimizing and Exploiting Leakage in VLSI Design - Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh
Order
at Achtung-Buecher.de
€ 218.48
Shipment: € 0.001
Order
Provider details
Sponsored link
Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - hardcover

2009, ISBN: 1441909494

2010 Gebundene Ausgabe Technology & Industrial Arts, COMPUTERS / CAD-CAM, COMPUTERS / Logic Design, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General, Schaltkreise und Kompone… More...

Shipping costs:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
close (x)
5
Order
at alibris.co.uk
€ 122.88
Order
Details & Shipping
Sponsored link
Jayakumar, Nikhil, and Paul, Suganth, and Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - hardcover

2009, ISBN: 9781441909497

Hard cover, 100% Money Back Guarantee. Brand New, Perfect Condition. We offer expedited shipping to all US locations. Over 3, 000, 000 happy customers., Fine., Sewn binding. Cloth over bo… More...

Shipping costs:plus shipping costs Columbia, MD, GreatBookPrices-
close (x)
1As some platforms do not transmit shipping conditions to us and these may depend on the country of delivery, the purchase price, the weight and size of the item, a possible membership of the platform, a direct delivery by the platform or via a third-party provider (Marketplace), etc., it is possible that the shipping costs indicated by find-more-books.com / find-more-books.com do not correspond to those of the offering platform.

Bibliographic data of the best matching book

Details of the book
Minimizing and Exploiting Leakage in VLSI Design
Author:
Title:
ISBN:

1441909494


Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Details of the book - Minimizing and Exploiting Leakage in VLSI Design


EAN (ISBN-13): 9781441909497
ISBN (ISBN-10): 1441909494
Hardcover
Paperback
Publishing year: 2010
Publisher: Springer-Verlag New York Inc.
214 Pages
Weight: 0,510 kg
Language: eng/Englisch

Book in our database since 2007-12-16T23:54:55-05:00 (New York)
Detail page last modified on 2024-02-11T16:40:42-05:00 (New York)
ISBN/EAN: 1441909494

ISBN - alternate spelling:
1-4419-0949-4, 978-1-4419-0949-7
Alternate spelling and related search-keywords:
Book author: anu garg, sunil, gula, gulat
Book title: vlsi, mini design

Information from Publisher

Author: Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Title: Minimizing and Exploiting Leakage in VLSI Design
Publisher: Springer; Springer US
214 Pages
Publishing year: 2009-12-03
New York; NY; US
Printed / Made in
Language: English
160,49 € (DE)
164,99 € (AT)
177,00 CHF (CH)
POD
XXVII, 214 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; ASIC; EDA; Electronic Design Automation; Leakage; Low Power Design; Sub-threshold logic; Transistor; VLSI; VLSI Design; integrated circuit; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); BC

Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents techniques aimed at reducing and exploiting leakage power in digital VLSI ICs. The first part of this book presents several approaches to reduce leakage in a circuit. The second part of this book shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic, with adaptive body bias to make the designs robust to variations. The third part of this book presents design and implementation details of a sub-threshold IC, using the ideas presented in the second part of this book. Provides a variety of approaches to control and exploit leakage, including implicit approaches to find the leakage of all input vectors in a design, techniques to find the minimum leakage vector of a design (with and without circuit modification), ASIC approaches to drastically reduce leakage, and methods to find the optimal reverse bias voltage to maximally reduce leakage. Presents a variation-tolerant, practical design methodology to implement sub-threshold logic using closed-loop adaptive body bias (ABB) and Network of PLA (NPLA) based design. In addition, asynchronous micropipelining techniques are presented, to substantially reclaim the speed penalty of sub-threshold design. Validates the proposed ABB and NPLA sub-threshold design approach by implementing a BFSK transmitter design in the proposed design style. Test results from the fabricated IC are provided as well, indicating that a power improvement of 20X can be obtained for a 0.25um process (projected power improvements are 100X to 500X for 65nm processes).
Provides a variety of approaches to control and exploit leakage Examines the issues with implementing sub-threshold logic and describes techniques to tackle these issues Presents a new, practical self-compensated, closed loop approach to controlling leakage, via sub-threshold circuits, which yields upwards of 20X power savings
< to archive...